



FIG. 1A



**FIG. 1B**



**FIG. 1C**






FIG. 1D



**FIG. 1E**



**FIG. 1F**





FIG. 1G



**FIG. 1H**




FIG. 2A




FIG. 2B




FIG. 2C




FIG. 2D




FIG. 2E




FIG. 2F




FIG. 3A




FIG. 3B

400




FIG. 4






FIG. 5A




FIG. 5B





FIG. 6A






FIG. 6C






FIG. 6D






FIG. 7

800





FIG. 8










FIG. 10



1200




FIG. 12

1201

1202





FIG. 13






FIG. 15




FIG. 16

FIG. 17 is a schematic diagram of a system 1600. The system 1600 includes a plurality of processing units 1611, each of which includes a plurality of processing elements 1612. The processing units 1611 are interconnected by a network 1600.




FIG. 17






FIG. 18

1600

1631




FIG. 19




FIG. 20



2101 X(3 2 1)




FIG. 21A

2102 X(1 2 3)




FIG. 21B

2103 X(3 1)




FIG. 21C

2104 X(1 4)(2 3)





FIG. 21D

FIG. 22






FIG. 23

2400




FIG. 24

FIG. 25






FIG. 26





2700

: 34 : 14 : 24 :



2750

2760




FIG. 27




FIG. 28A




FIG. 28B




FIG. 30A





FIG. 30B






FIG. 31




FIG. 32A




FIG. 32B




FIG. 32C




FIG. 32D

3300




FIG. 33A




FIG. 33B




FIG. 33C




FIG. 33D




FIG. 33E




FIG. 33F



3400




FIG. 34

FIG. 35A




FIG. 35A




FIG. 35B




FIG. 35C




FIG. 35D

3500




FIG. 35E




FIG. 35F




FIG. 35G




FIG. 35H




FIG. 35I




FIG. 35J




FIG. 35K




FIG. 35L




FIG. 35M




FIG. 35N




FIG. 35O




FIG. 35P




FIG. 36A




FIG. 36B




FIG. 36C




FIG. 36D




FIG. 36E




FIG. 36F




FIG. 36G




FIG. 36H




FIG. 36I




FIG. 36J




FIG. 36K




FIG. 36L




FIG. 36M




FIG. 36N




FIG. 36O




FIG. 36P




FIG. 37A




FIG. 37B




FIG. 37C




FIG. 37D




FIG. 37E




FIG. 37F




FIG. 37G




FIG. 37H




FIG. 37I




FIG. 37J




FIG. 37K




FIG. 37L




FIG. 37M




FIG. 37N




FIG. 37O




FIG. 37P




FIG. 38A




FIG.38B




FIG. 39





FIG. 40



4100



4110






FIG. 41








FIG. 44A




FIG. 44B





FIG. 44C

4500

Equivalence requiring the  
match of I/O exchanges  
( $\langle \Rightarrow \rangle$  common trace and guide  
among the networks)



**FIG. 45**

4600

Equivalence without  
rearranging I/O nodes  
( $\Leftrightarrow$  common trace and  
guide among the networks)

Equivalence without  
rearranging input nodes  
( $\Leftrightarrow$  common trace  
among the networks)

Equivalence without  
rearranging output nodes  
( $\Leftrightarrow$  common guide  
among the networks)

Equivalence where I/O  
nodes can be rearranged  
(unconditional)

Equivalence  
among  
banyan-type  
networks  
in stronger  
sense

**FIG. 46**

4700

Equivalence without  
rearranging I/O nodes  
( $\Leftrightarrow$  common trace and  
guide among the networks)

Equivalence without  
rearranging input nodes  
( $\Leftrightarrow$  common trace  
among the networks)

Equivalence without  
rearranging output nodes  
( $\Leftrightarrow$  common guide  
among the networks)

Equivalence where I/O  
nodes can be rearranged  
(unconditional)

Equivalence  
among  
banyan-type  
networks  
in stronger  
sense

**FIG. 47**

Equivalence without  
rearranging I/O nodes  
( $\Leftrightarrow$  common trace and  
guide among the networks)

Equivalence without  
rearranging input nodes  
( $\Leftrightarrow$  common trace  
among the networks)

Equivalence without  
rearranging output nodes  
( $\Leftrightarrow$  common guide  
among the networks)

Equivalence where I/O nodes can be  
rearranged  
( $\Leftrightarrow$  trace and guide of one network can be  
respectively changed to that of the other  
network by a permutation)

Equivalence  
among bit-  
permuting  
networks  
in stronger  
sense

FIG. 48






FIG. 49A




FIG. 49B




FIG. 49C




FIG. 49D




FIG. 49E




FIG. 50A




FIG. 50B




FIG. 50C




FIG. 50D




FIG. 50E

5100




FIG. 51

FIG. 52 is a schematic diagram of a system 5200 for processing data. The system 5200 includes a first set of input nodes 5210, a second set of input nodes 5220, and a third set of input nodes 5230. The first set of input nodes 5210 is connected to the second set of input nodes 5220, and the second set of input nodes 5220 is connected to the third set of input nodes 5230. The system 5200 also includes a first set of output nodes 5240, a second set of output nodes 5250, and a third set of output nodes 5260. The first set of output nodes 5240 is connected to the second set of output nodes 5250, and the second set of output nodes 5250 is connected to the third set of output nodes 5260. The system 5200 is configured to process data in a sequential manner, with the first set of input nodes 5210 providing input to the second set of input nodes 5220, which in turn provides input to the third set of input nodes 5230. The output nodes 5240, 5250, and 5260 are configured to receive data from the input nodes and provide output data.






FIG. 52

FIG. 53



5300





5400




FIG. 54

5500




FIG. 55




FIG. 56A




FIG. 56B




FIG. 56C




FIG. 56D



FIG. 57




FIG. 58

5802

5801





FIG. 59



6000





FIG. 60



FIG. 61






FIG. 62A




FIG. 62B




FIG. 63A






FIG. 63B




FIG. 64A




FIG. 64B




FIG. 65A




FIG. 65B




FIG. 65C




FIG. 65D




FIG. 65E

FIG. 66A is a block diagram of a data packet structure. The packet is divided into two main sections: IN-BAND CONTROL SIGNAL and DATA. The IN-BAND CONTROL SIGNAL section contains a sequence of data elements:  $1d_{\gamma(1)}d_{\gamma(2)} \cdots d_{\gamma(n)}$ . The DATA section contains an example of an ATM cell or data packet. The total duration of the packet is indicated as 6600.

IN-BAND  
CONTROL SIGNAL


6600

DATA

$1d_{\gamma(1)}d_{\gamma(2)} \cdots d_{\gamma(n)}$

(E.G., AN ATM CELL OR DATA PACKET)

FIG. 66A



6601




FIG. 66B





FIG. 66C



FIG. 66D

6650 ~ DATA PACKET



ACTIVITY  
BIT

↓



FIG. 67A




FIG. 67B

6700






FIG. 67C

6700




FIG. 67D

6700






FIG. 67E

6700





FIG. 67F

6700



6800





FIG. 68








FIG. 70A




FIG. 70B

7100




FIG. 71A

7100




FIG. 71B




FIG. 72A

7200




FIG. 72B





FIG. 73A








FIG. 75A




FIG. 75B







FIG. 75C 20061






FIG. 76






FIG. 77A




FIG. 77B




FIG. 77C

FIG. 78 is a block diagram of a packet structure 7800. The packet structure 7800 includes a data payload 7801, a routing header 7802, and a local routing bits (in-band control signal) 7803.




FIG. 78






FIG. 79




FIG. 80

FIG. 81





FIG. 82

